### Device Usage Page (usage\_statistics\_webtalk.html)

This HTML page displays the device usage statistics that will be sent to Xilinx.

|  |  |  |  |
| --- | --- | --- | --- |
| **Software Version and Target Device** | | | |
| **Product Version:** | ISE:14.7 (WebPack) - P.20131013 | **Target Family:** | Spartan3E |
| **OS Platform:** | NT64 | **Target Device:** | xc3s500e |
| **Project ID (random number)** | a6505bbe22254b2aa8fcfc7165831564.9903A09BF19F4C4A87C9D5B36C9654B4.16 | **Target Package:** | ft256 |
| **Registration ID** | 211416421\_0\_0\_119 | **Target Speed:** | -4 |
| **Date Generated** | 2017-11-02T11:25:44 | **Tool Flow** | ISE |

|  |  |  |  |
| --- | --- | --- | --- |
| **User Environment** | | | |
| **OS Name** | Microsoft Windows 7 , 64-bit | **OS Release** | Service Pack 1 (build 7601) |
| **CPU Name** | Intel(R) Core(TM) i5-2500K CPU @ 3.30GHz | **CPU Speed** | 3292 MHz |

|  |  |  |  |
| --- | --- | --- | --- |
| **Device Usage Statistics** | | | |
| **Macro Statistics** | **Miscellaneous Statistics** | **Net Statistics** | **Site Usage** |
| Registers=8   * Flip-Flops=8   Xors=1   * 1-bit xor2=1 | MiscellaneousStatistics   * AGG\_BONDED\_IO=7 * AGG\_IO=7 * AGG\_SLICE=4 * NUM\_4\_INPUT\_LUT=1 * NUM\_BONDED\_IBUF=3 * NUM\_BONDED\_IOB=4 * NUM\_BUFGMUX=1 * NUM\_SLICEL=4 * NUM\_SLICE\_FF=4 | NetStatistics   * NumNets\_Active=15 * NumNets\_Vcc=1 * NumNodesOfType\_Active\_CLKPIN=4 * NumNodesOfType\_Active\_CNTRLPIN=4 * NumNodesOfType\_Active\_DOUBLE=13 * NumNodesOfType\_Active\_DUMMY=3 * NumNodesOfType\_Active\_DUMMYESC=3 * NumNodesOfType\_Active\_GLOBAL=6 * NumNodesOfType\_Active\_HUNIHEX=2 * NumNodesOfType\_Active\_INPUT=14 * NumNodesOfType\_Active\_IOBOUTPUT=3 * NumNodesOfType\_Active\_OMUX=8 * NumNodesOfType\_Active\_OUTPUT=5 * NumNodesOfType\_Active\_PREBXBY=10 * NumNodesOfType\_Vcc\_CNTRLPIN=1 * NumNodesOfType\_Vcc\_VCCOUT=1   SiteStatistics   * IBUF-DIFFM=1 * IBUF-DIFFMI=1 * IBUF-DIFFSI=1 * IOB-DIFFM=2 * IOB-DIFFS=1 * SLICEL-SLICEM=1 | SiteSummary   * BUFGMUX=1 * BUFGMUX\_GCLKMUX=1 * BUFGMUX\_GCLK\_BUFFER=1 * IBUF=3 * IBUF\_INBUF=3 * IBUF\_PAD=3 * IOB=4 * IOB\_OUTBUF=4 * IOB\_PAD=4 * SLICEL=4 * SLICEL\_FFX=3 * SLICEL\_FFY=1 * SLICEL\_G=1 |

|  |  |  |  |
| --- | --- | --- | --- |
| **Configuration Data** | | | |
| BUFGMUX   * S=[S\_INV:1] [S:0]   BUFGMUX\_GCLKMUX   * DISABLE\_ATTR=[LOW:1] * S=[S\_INV:1] [S:0]   IBUF\_PAD   * IOATTRBOX=[LVCMOS25:3]   IOB   * O1=[O1\_INV:0] [O1:4]   IOB\_OUTBUF   * IN=[IN\_INV:0] [IN:4]   IOB\_PAD   * DRIVEATTRBOX=[12:4] * IOATTRBOX=[LVCMOS25:4] * SLEW=[SLOW:4] | SLICEL   * BX=[BX\_INV:0] [BX:3] * BY=[BY:4] [BY\_INV:0] * CLK=[CLK:4] [CLK\_INV:0] * SR=[SR:4] [SR\_INV:0]   SLICEL\_FFX   * CK=[CK:3] [CK\_INV:0] * D=[D:3] [D\_INV:0] * FFX\_INIT\_ATTR=[INIT0:3] * FFX\_SR\_ATTR=[SRLOW:3] * LATCH\_OR\_FF=[FF:3] * REV=[REV\_INV:0] [REV:3] * SR=[SR:3] [SR\_INV:0] * SYNC\_ATTR=[ASYNC:3] | SLICEL\_FFY   * CK=[CK:1] [CK\_INV:0] * D=[D:1] [D\_INV:0] * FFY\_INIT\_ATTR=[INIT0:1] * FFY\_SR\_ATTR=[SRLOW:1] * LATCH\_OR\_FF=[FF:1] * REV=[REV\_INV:0] [REV:1] * SR=[SR:1] [SR\_INV:0] * SYNC\_ATTR=[ASYNC:1] |  |

|  |  |  |  |
| --- | --- | --- | --- |
| **Pin Data** | | | |
| BUFGMUX   * I0=1 * O=1 * S=1   BUFGMUX\_GCLKMUX   * I0=1 * OUT=1 * S=1   BUFGMUX\_GCLK\_BUFFER   * IN=1 * OUT=1   IBUF   * I=3 * PAD=3 | IBUF\_INBUF   * IN=3 * OUT=3   IBUF\_PAD   * PAD=3   IOB   * O1=4 * PAD=4   IOB\_OUTBUF   * IN=4 * OUT=4   IOB\_PAD   * PAD=4   SLICEL   * BX=3 * BY=4 * CLK=4 * G1=1 * G2=1 * SR=4 * XQ=3 * YQ=1 | SLICEL\_FFX   * CK=3 * D=3 * Q=3 * REV=3 * SR=3   SLICEL\_FFY   * CK=1 * D=1 * Q=1 * REV=1 * SR=1 | SLICEL\_G   * A1=1 * A2=1 * D=1 |

|  |
| --- |
| **Tool Usage** |
| Command Line History   * xst -intstyle ise -ifn <ise\_file> * ngdbuild -intstyle ise -dd \_ngo -nt timestamp -uc <fname>.ucf -p xc3s500e-ft256-4 <fname>.ngc <fname>.ngd * map -intstyle ise -p xc3s500e-ft256-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf * par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf * trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf -ucf <fname>.ucf * bitgen -intstyle ise -f <fname>.ut <fname>.ncd * fuse |

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Software Quality** | | | | | | | |
| **Run Statistics** | | | | | | | |
| **Program Name** | **Runs Started** | **Runs Finished** | **Errors** | **Fatal Errors** | **Internal Errors** | **Exceptions** | **Core Dumps** |
| \_impact | 18 | 15 | 0 | 0 | 0 | 0 | 0 |
| bitgen | 15 | 15 | 0 | 0 | 0 | 0 | 0 |
| map | 23 | 23 | 0 | 0 | 0 | 0 | 0 |
| ngdbuild | 24 | 24 | 0 | 0 | 0 | 0 | 0 |
| par | 24 | 17 | 7 | 0 | 0 | 0 | 0 |
| trce | 17 | 17 | 0 | 0 | 0 | 0 | 0 |
| xst | 29 | 29 | 0 | 0 | 0 | 0 | 0 |

|  |  |
| --- | --- |
| **Project Statistics** | |
| PROPEXT\_xilxSynthMaxFanout\_virtex2=100000 | PROP\_Enable\_Message\_Filtering=false |
| PROP\_FitterReportFormat=HTML | PROP\_LastAppliedGoal=Balanced |
| PROP\_LastAppliedStrategy=Xilinx Default (unlocked) | PROP\_ManualCompileOrderImp=false |
| PROP\_PropSpecInProjFile=Store all values | PROP\_SelectedInstanceHierarchicalPath=/nbit\_twisted\_ring\_counter\_tb |
| PROP\_Simulator=ISim (VHDL/Verilog) | PROP\_SynthTopFile=changed |
| PROP\_Top\_Level\_Module\_Type=HDL | PROP\_UseSmartGuide=false |
| PROP\_UserConstraintEditorPreference=Text Editor | PROP\_intProjectCreationTimestamp=2017-10-28T18:07:54 |
| PROP\_intWbtProjectID=9903A09BF19F4C4A87C9D5B36C9654B4 | PROP\_intWbtProjectIteration=16 |
| PROP\_intWorkingDirLocWRTProjDir=Same | PROP\_intWorkingDirUsed=No |
| PROP\_lockPinsUcfFile=changed | PROP\_selectedSimRootSourceNode\_behav=work.nbit\_twisted\_ring\_counter\_tb |
| PROP\_xilxBitgStart\_IntDone=true | PROP\_AutoTop=false |
| PROP\_DevFamily=Spartan3E | PROP\_DevDevice=xc3s500e |
| PROP\_DevFamilyPMName=spartan3e | PROP\_ISimSimulationRunTime\_behav\_tb=2000 ns |
| PROP\_DevPackage=ft256 | PROP\_Synthesis\_Tool=XST (VHDL/Verilog) |
| PROP\_DevSpeed=-4 | PROP\_PreferredLanguage=VHDL |
| FILE\_UCF=7 | FILE\_VHDL=30 |

|  |  |  |  |
| --- | --- | --- | --- |
| **Unisim Statistics** | | | |
| **NGDBUILD\_PRE\_UNISIM\_SUMMARY** | | | |
| NGDBUILD\_NUM\_BUFGP=1 | NGDBUILD\_NUM\_FDCP=4 | NGDBUILD\_NUM\_IBUF=2 | NGDBUILD\_NUM\_LUT2=1 |
| NGDBUILD\_NUM\_OBUF=4 |
| **NGDBUILD\_POST\_UNISIM\_SUMMARY** | | | |
| NGDBUILD\_NUM\_BUFG=1 | NGDBUILD\_NUM\_FDCP=4 | NGDBUILD\_NUM\_IBUF=2 | NGDBUILD\_NUM\_IBUFG=1 |
| NGDBUILD\_NUM\_LUT2=1 | NGDBUILD\_NUM\_OBUF=4 |

|  |  |  |  |
| --- | --- | --- | --- |
| **XST Command Line Options** | | | |
| **XST\_OPTION\_SUMMARY** | | | |
| -ifn=<fname>.prj | -ifmt=mixed | -ofn=<design\_top> | -ofmt=NGC |
| -p=xc3s500e-4-ft256 | -top=<design\_top> | -opt\_mode=Speed | -opt\_level=1 |
| -iuc=NO | -keep\_hierarchy=No | -netlist\_hierarchy=As\_Optimized | -rtlview=Yes |
| -glob\_opt=AllClockNets | -read\_cores=YES | -write\_timing\_constraints=NO | -cross\_clock\_analysis=NO |
| -bus\_delimiter=<> | -slice\_utilization\_ratio=100 | -bram\_utilization\_ratio=100 | -verilog2001=YES |
| -fsm\_extract=YES | -fsm\_encoding=Auto | -safe\_implementation=No | -fsm\_style=LUT |
| -ram\_extract=Yes | -ram\_style=Auto | -rom\_extract=Yes | -shreg\_extract=YES |
| -rom\_style=Auto | -auto\_bram\_packing=NO | -resource\_sharing=YES | -async\_to\_sync=NO |
| -mult\_style=Auto | -iobuf=YES | -max\_fanout=100000 | -bufg=24 |
| -register\_duplication=YES | -register\_balancing=No | -optimize\_primitives=NO | -use\_clock\_enable=Yes |
| -use\_sync\_set=Yes | -use\_sync\_reset=Yes | -iob=Auto | -equivalent\_register\_removal=YES |
| -slice\_utilization\_ratio\_maxmargin=5 |

|  |
| --- |
| **ISim Statistics** |
| Xilinx HDL Libraries Used=ieee |
| Fuse Resource Usage=529 ms, 33104 KB |
| Total Signals=74 |
| Total Nets=45 |
| Total Blocks=24 |
| Total Processes=15 |
| Total Simulation Time=2 us |
| Simulation Resource Usage=0.0312 sec, 642523 KB |
| Simulation Mode=gui |
| Hardware CoSim=0 |